# High Frequency 600-mA Synchronous Buck/Boost Converter 

## FEATURES

- Voltage Mode Control
- Fully Integrated MOSFET Switches
- 2.7-V to 6-V Input Voltage Range
- Programmable PWM/PSM Control
- Up to $600-m A$ Output Current @ 3.3 V in PWM
- Up to 2-MHz Adjustable Switching Frequency in PWM
- Less than 200- $\mu \mathrm{A}$ Quiescent Current in $\overline{\text { PSM }}$


## DESCRIPTION

The Si9165 provides fully integrated synchronous buck or boost converter solution for the latest one cell Lithium Ion cellular phones. Capable of delivering up to 600 mA of output current at +3.3 V , the Si9165 provides ample power for various baseband circuits as well as for some PAs. It combines the $2-\mathrm{MHz}$ switching controller with fully integrated high-frequency MOSFETs to deliver the smallest and most efficient converter available today. The $2-\mathrm{MHz}$ switching frequency reduces the inductor height to new level of 2 mm and minimizes the output capacitance requirement to less than $10 \mu \mathrm{~F}$ with peak-to-peak output ripple as low as 10 mV . Combined with low-gate charge high-frequency MOSFETs, the Si9165 delivers efficiency up to $95 \%$. The programmable

- Integrated UVLO and POR
- Integrated Soft-Start
- Synchronization
- Shutdown Current <1 $\mu \mathrm{A}$
pulse skipping mode maintains this high efficiency even during the standby and idle modes to increase overall battery life and talktime. In order to extract the last ounce of power from the battery, the Si 9165 is designed with $100 \%$ duty cycle control for buck mode. With 100\% duty cycle, the Si9165 operates like a saturated linear regulator to deliver the highest potential output voltage for longer talktime.

The Si9165 is available in TSSOP-20 pin package. In order to satisfy the stringent ambient temperature requirements, the Si9165 is rated to handle the industrial temperature range of $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## STANDARD APPLICATION CIRCUITS



## Vishay Siliconix

## New Product

## ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to GNDVDD.............................................................. 6.5 VMODE, PWM/PSM, SYNC, SD, $\mathrm{V}_{\text {REF }} \mathrm{R}_{\text {OSC }}$ COMP, FB. -0.3 V to $\mathrm{V}_{\mathrm{DD}}$+0.3 V
$\mathrm{V}_{\mathrm{O}}$. ..... -0.3 V to $\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}$
PGND ..... $\pm 0.3 \mathrm{~V}$
Voltages Referenced to PGND
$\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\text {IN/OUT }}$ ..... 6.5 V
COIL 0.4 V to V , ..... 0.4 V
Peak Output Current .....  3 A
Continuous Output Current ..... 1 A
Storage Temperature Range ..... 65 to $150^{\circ} \mathrm{C}$
Operating Junction Temperature ..... $150^{\circ} \mathrm{C}$
Power Dissipation (Package) ${ }^{\text {a }}$20-Pin TSSOP (Q Suffix) ${ }^{\text {b }}$1.0 W
Thermal Impedance ( $\Theta_{\mathrm{JA}}$ )20-Pin TSSOP$125^{\circ} \mathrm{C} / \mathrm{W}$
Notesa. Device mounted with all leads soldered or welded to PC board.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

Voltages Referenced to GND
VDD......................................................... . . 2.7 V to 6 V
MODE, PWM/ $\overline{P S M}, S Y N C, \overline{S D}$

Voltages Referenced to PGND

Fosc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200 kHz to 2 MHz
$\mathrm{R}_{\text {osc }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $25 \mathrm{k} \Omega$ to $300 \mathrm{k} \Omega$
$\mathrm{V}_{\text {REF }}$ Capacitor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0.1 \mu \mathrm{H}$

| SPECIFICATIONS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Test Conditions Unless Otherwise Specified$\begin{gathered} 2.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<6 \mathrm{~V}, \\ \mathrm{~V}_{\text {IN/OUT }}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=3.3 \mathrm{~V} \end{gathered}$ | Limits $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | Unit |
|  |  |  | Min ${ }^{\text {a }}$ | Typ ${ }^{\text {b }}$ | Max ${ }^{\text {a }}$ |  |
| Reference |  |  |  |  |  |  |
| Output Voltage | $\mathrm{V}_{\text {REF }}$ | $\mathrm{I}_{\text {REF }}=0$ | 1.268 | 1.3 | 1.332 | V |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {REF }}=0$ | 1.280 | 1.3 | 1.320 |  |
| Load Regulation | $\Delta V_{\text {REF }}$ | $\mathrm{V}_{\text {DD }}=3.3 \mathrm{~V},-500 \mu \mathrm{~A}<\mathrm{I}_{\text {REF }}<0$ |  | 3 |  | mV |
| Power Supply Rejection | $\mathrm{P}_{\text {SRR }}$ |  |  | 60 |  | dB |
| UVLO |  |  |  |  |  |  |
| Under Voltage Lockout (turn-on) | $\mathrm{V}_{\text {UVLOLH }}$ |  | 2.3 | 2.4 | 2.5 | V |
| Hysteresis | $\mathrm{V}_{\mathrm{HYS}}$ | $\mathrm{V}_{\text {UVLOLH }}-\mathrm{V}_{\text {UVLOHL }}$ |  | 0.1 |  |  |
| Soft-start Time |  |  |  |  |  |  |
| SS time | tss |  |  | 6 |  | ms |
| Mode |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| Logic Low | $\mathrm{V}_{\text {IL }}$ |  |  |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ |  |
| Input Current | $\mathrm{I}_{\mathrm{L}}$ |  | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |
| $\overline{\text { SD, }}$ SYNC, PWM/ $\overline{\text { PSM }}$ |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.4 |  |  | V |
| Logic Low | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.8 |  |
| Input Current | $\mathrm{I}_{\mathrm{L}}$ |  | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |


| SPECIFICATIONS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Test Conditions Unless Otherwise Specified$\begin{gathered} 2.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<6 \mathrm{~V}, \\ \mathrm{~V}_{\text {IN/OUT }}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=3.3 \mathrm{~V} \end{gathered}$ | Limits $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |  | Unit |
|  |  |  | Min ${ }^{\text {a }}$ | Typ ${ }^{\text {b }}$ | Max ${ }^{\text {a }}$ |  |
| Oscillator |  |  |  |  |  |  |
| Maximum Frequency | $\mathrm{F}_{\text {MAX }}$ |  | 2 |  |  | MHz |
| Accuracy |  | Nominal 1.60 MHz, R ${ }_{\text {OSC }}=30 \mathrm{k} \Omega$ | -20 |  | 20 | \% |
| Max Duty Cycle (Buck, Non LDO Mode) | $\mathrm{D}_{\text {MAX }}$ | Fsw $=2 \mathrm{MHz}$ | 75 | 85 |  |  |
| Max Duty Cycle (Boost) |  |  | 50 | 65 |  |  |
| SYNC Range | $\mathrm{F}_{\mathrm{SYNC}} /$ Fosc |  | 1.2 |  | 1.5 |  |
| SYNC Low Pulse Width |  |  | 50 |  |  | ns |
| SYNC High Pulse Width |  |  | 50 |  |  |  |
| SYNC $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ |  |  |  |  | 50 |  |
| Error Amplifier |  |  |  |  |  |  |
| Input Bias Current | $\mathrm{I}_{\text {BIAS }}$ | $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| Open Loop Voltage Gain | $\mathrm{A}_{\mathrm{VOL}}$ |  | 50 | 60 |  | dB |
| FB Threshold | $V_{\text {FB }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1.270 | 1.30 | 1.330 | V |
|  |  |  | 1.258 | 1.30 | 1.342 |  |
| Unity Gain BW | BW |  |  | 2 |  | MHz |
| Output Current | $\mathrm{I}_{\text {EA }}$ | Source $\left(\mathrm{V}_{\mathrm{FB}}=1.05 \mathrm{~V}\right), \mathrm{V}_{\mathrm{COMP}}=$ 0.75 V |  | -3 | -1 | mA |
|  |  | Sink ( $\mathrm{V}_{\mathrm{FB}}=1.55 \mathrm{~V}$ ), $\mathrm{V}_{\mathrm{COMP}}=0.75 \mathrm{~V}$ | 1 | 3 |  |  |
| Output Current |  |  |  |  |  |  |
| Output Current <br> (PWM) Boost <br> Mode $^{\text {c }}$ <br>  Buck <br> Mode <br>   | Iout | $\mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {OUT }}=2.7$ to 5.0 V | 600 |  |  | mA |
|  |  | $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\text {OUT }}=2.7$ to 6.0 V | 600 |  |  |  |
| Output Current (PSM) |  | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.6 \mathrm{~V}$ | 150 |  |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.7 \mathrm{~V}$ | 150 |  |  |  |
| $r_{\text {DS(on) }}$ N-channel | ${ }^{\text {dSS(on) }}$ | $\mathrm{V}_{\mathrm{S}} \geq 3.3 \mathrm{~V}$ |  | 130 | 300 | $\mathrm{m} \Omega$ |
| $\mathrm{r}_{\text {DS(on) }} \mathrm{P}$-channel |  |  |  | 160 | 330 |  |
| Over Temperature Protection |  |  |  |  |  |  |
| Trip Point |  | Rising Temperature |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| Hysteresis |  |  |  | 25 |  |  |
| Supply Current |  |  |  |  |  |  |
| Normal Mode | $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~F}_{\text {OSC }}=2 \mathrm{MHz}$ |  | 500 | 750 | $\mu \mathrm{A}$ |
| $\overline{\text { PSM Mode }}$ |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  | 180 | 250 |  |
| Shutdown Mode |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \overline{\mathrm{SD}}=0 \mathrm{~V}$ |  |  | 1 |  |

Notes
a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
c. $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD},} \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {IN/OUT }}=\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{O}}, \mathrm{L}=1.5 \mu \mathrm{H}$
d. $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\text {IN/OUT }}, \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{O}}, \mathrm{L}=1.5 \mu \mathrm{H}$

Vishay Siliconix

TYPICAL CHARACTERISTICS ( $25^{\circ} \mathrm{C}$ UNLESS OTHERWISE NOTED)


## TYPICAL CHARACTERISTICS ( $\mathbf{2 5}^{\circ} \mathrm{C}$ UNLESS OTHERWISE NOTED)



PIN CONFIGURATION


PSM Supply Current


## ORDERING INFORMATION

| Part Number | Temperature <br> Range | Package |
| :---: | :---: | :---: |
| Si9165BQ-T1 | -25 to $85^{\circ} \mathrm{C}$ | Tape and Reel |


| Eval Kit | Temperature <br> Range | Board Type |
| :---: | :---: | :---: |
| Si9165DB | -25 to $85^{\circ} \mathrm{C}$ | Surface Mount |

## PIN DESCRIPTION

| Pin | Symbol | Description |
| :---: | :---: | :---: |
| 1 | N/C | Not Used |
| 2 | SD | Shuts down the IC completely and decreases current consumed by the IC to <1 $\mu \mathrm{A}$. |
| 3 | PWM/PSM | Logic high = PWM mode, logic low = $\overline{\text { PSM }}$ mode. In $\overline{\text { PSM }}$ mode, synchronous rectification is disabled. |
| 4, 5, 6 | $\mathrm{V}_{\text {IN/OUT }}$ | Input node for buck mode and output node for boost mode. |
| 7 | SYNC | Externally controlled synchronization signal. Logic high to low transition forces the clock synchronization. If not used, the pin must be connected to $V_{D D}$, or logic high. |
| 8 | GND | Low power controller ground |
| 9 | $\mathrm{V}_{\text {REF }}$ | 1.3-V reference. Decoupled with 0.1- F F capacitor. |
| 10 | FB | Output voltage feedback connected to the inverting input of an error amplifier. |
| 11 | COMP | Error amplifier output for external compensation network. |
| 12 | Rosc | External resistor to determine the switching frequency. |
| 13 | $\mathrm{V}_{\mathrm{DD}}$ | Input supply voltage for the analog circuitry. Input voltage range is 2.7 V to 6 V . |
| 14 | $\mathrm{V}_{\mathrm{O}}$ | Direct output voltage sensing to control peak inductor current in PSM mode. |
| 15 | $\mathrm{V}_{\mathrm{S}}$ | Supply voltage for the internal MOSFET drive circuit. |
| 16, 17 | PGND | Power ground. |
| 18 | MODE | Determines the converter topology. Connect to AGND for buck or $\mathrm{V}_{\mathrm{DD}}$ for boost. |
| 19, 20 | COIL | Inductor connection node |

## FUNCTIONAL BLOCK DIAGRAM



## DETAIL OPERATIONAL DESCRIPTION

## Start-Up

The UVLO circuit prevents the internal MOSFET switches and oscillator circuit from turning on, if the voltage on $\mathrm{V}_{\mathrm{DD}}$ pin is less than 2.5 V . With typical UVLO hysteresis of 0.1 V , controller is continuously powered on until the $\mathrm{V}_{\mathrm{DD}}$ voltage drops below 2.4 V . This hysteresis prevents the converter from oscillating during the start-up phase and unintentionally locking up the system. Once the $\mathrm{V}_{\mathrm{DD}}$ voltage exceeds the UVLO threshold, and with no other shutdown condition detected, an internal Power-On-Reset timer is activated while most circuitry, except the output driver, are turned on. After the POR timeout of about 1 ms , the internal soft-start capacitor is allowed to charge. When the soft-start capacitor voltage reaches 0.5 V , the PWM circuit is enabled. Thereafter, the constant current charging the soft-start capacitor will force the output voltage to rise gradually without overshooting. To prevent negative undershoot, the synchronous switch is tri-stated until the duty cycle reaches about 10\%. In tri-state, the high-side p-channel MOSFET is turned off by pulling up the gate voltage to $\mathrm{V}_{\mathrm{S}}$ potential. The low-side $n$-channel MOSFET is turned off by pulling down the
gate voltage to PGND potential. Note that the Si9165 will always soft starts in the PWM mode regardless of the voltage level on the PWM/PSM pin.

## Shutdown

The Si9165 is designed to conserve as much battery life as possible by decreasing current consumption of IC during normal operation as well as the shutdown mode. With logic low level on the $\overline{\mathrm{SD}}$ pin, current consumption of the Si9165 is decreased to less than $1 \mu \mathrm{~A}$ by shutting off most of the circuits. The logic high enables the controller and starts up as described in "Start-Up" section above.

## Over Temperature Protection

The Si9165 is designed with over temperature protection circuit to prevent MOSFET switches from running away. If the temperature reaches $165^{\circ} \mathrm{C}$, internal soft-start capacitor is discharged, shutting down the output stage. Converter remains in the disabled mode until the temperature in the IC decreases below $140^{\circ} \mathrm{C}$.

## PWM Mode

With PWM/ $\overline{P S M}$ mode pin in logic high condition, the Si9165 operates in constant frequency (PWM) mode. As the load and line varies, switching frequency remain constant. The switching frequency is programmed by the Rosc value as shown by the Oscillator curve. In the PWM mode, the synchronous drive is always enabled, even when the output current reaches 0 A. In continuous current mode, transfer function of the converter remain constant, providing fast transient response. If the converter operates in discontinuous current mode, overall loop gain decreases and transient response time can be ten times longer than if the converter remain in continuous current mode. This transient response time advantage can significantly decrease the hold-up capacitors needed on the output of dc-dc converter to meet the transient voltage regulation. Therefore, the PWM/PSM pin is available to dynamically program the controller.

The maximum duty cycle of the Si9165 can reach $100 \%$ in buck mode. This allows the system designers to extract out the maximum stored energy from the battery. Once the controller delivers $100 \%$ duty cycle, converter operates like a saturated linear regulator. At $100 \%$ duty cycle, synchronous rectification is completely turned off. Up to a maximum duty cycle of $80 \%$ at $2-\mathrm{MHz}$ switching frequency, controller maintains perfect output voltage regulation. If the input voltage drops below the level where the converter requires greater than $80 \%$ duty cycle, controller will deliver $100 \%$ duty cycle. This instantaneous jump in duty cycle is due to fixed BBM time, MOSFET delay/rise/fall time, and the internal propagational delays. In order to maintain regulation, controller might fluctuate its duty cycle back and forth from $100 \%$ to something less than maximum duty cycle while the converter is operating in this input voltage range. If the input voltage drops further, controller will remain on $100 \%$. If the input voltage increases to a point where it requires less than $80 \%$ duty cycle, synchronous rectification is once again activated.

The maximum duty cycle under boost mode is internally limited to $75 \%$ to prevent inductor saturation. If the converter is turned on for $100 \%$ duty cycle, inductor never gets a chance to discharge its energy and eventually saturates. In boost mode, synchronous rectifier is always turned on for minimum or greater duration as long as the switch has been turned on. The controller will deliver $0 \%$ duty cycle, if the input voltage is greater than the programmed output voltage. Because of signal propagation time and MOSFET delay/rise/fall time, controller will not transition smoothly from minimum controllable duty cycle to $0 \%$ duty cycle. For example, controller may decrease its duty cycle from $5 \%$ to $0 \%$ abruptly, instead of gradual decrease you see from $75 \%$ to $5 \%$.

## Pulse Skipping Mode

The gate charge losses produced from the Miller capacitance of MOSFETs are the dominant power dissipation parameter during light load (i.e. $<10 \mathrm{~mA}$ ). Therefore, less gate switching will improve overall converter efficiency. This is exactly why
the Si9165 is designed with pulse skipping mode. If the $\mathrm{PWM} / \overline{\mathrm{PSM}}$ pin is connected to logic low level, converter operates in pulse skipping modulation ( $\overline{\mathrm{PSM}}$ ) mode. During the pulse skipping mode, quiescent current of the controller is decreased to approximately $200 \mu \mathrm{~A}$, instead of $500 \mu \mathrm{~A}$ during the PWM mode. This is accomplished by turning off most of internal control circuitry and utilizing a simple constant ontime control with feedback comparator. The controller is designed to have a constant on-time and a minimum off-time acting as the feedback comparator blanking time. If the output voltage drops below the desired level, the main switch is first turned on and then off. If the applied on-time is insufficient to provide the desired voltage, the controller will force another on and off sequence, until the desired voltage is accomplished. If the applied on-time forces the output to exceed the desired level, as typically found in the light load condition, the converter stays off. The excess energy is delivered to the output slowly, forcing the converter to skip pulses as needed to maintain regulation. The on-time and off-time are set internally based on inductor used (1.5- $\mu \mathrm{H}$ Typical), Mode pin selection and maximum load current. Wide duty cycle range can be achieved in both buck and boost configurations. In pulse skipping mode, synchronous rectifier drive is also disabled to further decrease the gate charge loss, which in turn improves overall converter efficiency.

## Reference

The reference voltage of the Si 9165 is set at 1.3 V . The reference voltage is internally connected to the non-inverting inputs of the error amplifier. The reference is decoupled with $0.1-\mu \mathrm{F}$ capacitor.

## Error Amplifier

The error amplifier gain-bandwidth product and slew rate is critical parameters which determines the transient response of converter. The transient response is function of both small and large signal response. The small signal is the converter closed loop bandwidth and phase margin while the large signal is determined by the error amplifier $\mathrm{dv} / \mathrm{dt}$ and the inductor di/dt slew rate. Besides the inductance value, error amplifier determines the converter response time. In order to minimize the response time, the Si9165 is designed with 2MHz error amplifier gain-bandwidth product to generate the widest converter bandwidth and $3.5 \mathrm{~V} / \mu \mathrm{sec}$ slew rate for ultrafast large signal response.

## Oscillator

The oscillator is designed to operate up to $2-\mathrm{MHz}$ minimal. The $2-\mathrm{MHz}$ operating frequency allows the converter to minimize the inductor and capacitor size, improving the power density of the converter. Even with $2-\mathrm{MHz}$ switching frequency, quiescent current is only $500 \mu \mathrm{~A}$ with unique power saving circuit design. The switching frequency is easily programmed by attaching a resistor to $\mathrm{R}_{\text {OSC }}$ pin. See oscillator frequency versus $\mathrm{R}_{\mathrm{OSC}}$ curve to select the proper values for desired operating frequency. The tolerance on the operating frequency is $\pm 20 \%$ with $1 \%$ tolerance resistor.

## Synchronization

The synchronization to external clock is easily accomplished by connecting the external clock into the SYNC pin. A logic high to low transition synchronizes the clock. The external clock frequency must be within 1.2 to 1.5 times the internal clock frequency.

## Break-Before-Make Timing

A proper BBM time is essential in order to prevent shootthrough current and maintain high efficiency. The break-before-make time is set internally at $20 \mathrm{~ns} @ \mathrm{~V}_{\mathrm{S}}=3.6 \mathrm{~V}$. The high and low-side MOSFET drain voltages are monitored and when the drain voltage reaches the 1.75 V below or above its initial starting voltage, 20 ns BBM time is set before the other switch turns on. The maximum controllable duty cycle is limited by the BBM time. Since the BBM time is fixed,
maximum controllable duty cycle will vary depending on the switching frequency.

## Output MOSFET Stage

The high- and low-side switches are integrated to provide optimum performance and to minimize the overall converter size. Both, high and low-side switches are designed to handle up to 600 mA of continuous current. The MOSFET switches were designed to minimize the gate charge loss as well as the conduction loss. For the high frequency operation, switching losses can exceed conduction loss, if the switches are designed incorrectly. Under full load, efficiency of $90 \%$ is accomplished with $3.6-\mathrm{V}$ battery voltage in both buck and boost modes (+2.7-V output voltage for buck mode and $+5-\mathrm{V}$ output voltage for boost mode).

