

March. 2003

San 16 Banwol-Ri Taean-Eup Hwasung- City Kyungki Do, Korea Tel.) 82 - 31 - 208 - 6463 Fax.) 82 - 31 -208 - 6799

1Gb 1.8V NAND Flash Errata

Description: Some of AC characteristics are not meeting the specification.

> AC characteristics : Refer to Table

Affected Products: K9F1G08Q0M-YCB0/YIB0, K9F1G16Q0M-YCB0/YIB0

K9K2G08Q0M-YCB0/YIB0, K9K2G16Q0M-YCB0/YIB0

Improvement schedule: The components targeted to meet the specification

is scheduled to be available by workweek 25 along

with the final specification values.

Workaround: Relax the relevant timing parameters according to the table.

Table UNIT : ns

Parameters	tWC	tWH	tWP	tRC	tREH	tRP	tREA	tCEA
Specification	45	15	25	50	15	25	30	45
Relaxed Condition	80	20	60	80	20	60	60	75

Sincerely,

chwoosun@sec.samsung.com

1

Product Planning & Application Eng.

Memory Division

Samsung Electronics Co.

Document Title

256M x 8 Bit / 128M x 16 Bit NAND Flash Memory

Revision History

Revision No	History						Draft Date	Remark
0.0	1. Initial issue						Aug. 30.2001	Advance
0.1	1. IoL(R/B) of 1.8 -min. Value: 7mA -typ. Value: 8mA	\>3mA	changed.				Nov. 5.2001	
0.2	1. 5th cycle of ID : 40h> 44h	is changed	i				Jan. 23. 2002	
0.3	1. Add WSOP F	Package Di	mensions.				May.29.2002	
0.4	1. Add two-K9K2	GXXU0M-Y	CB0/YIB0	Stacked Pac	ckage		Aug.13.2002	
0.5	1. Min valid block - min. 4016> 4		XXU1M-YC	B0/YIB0 is	changed .		Aug. 22.2002	
0.6	1. Each K9K2GX invalid blocks. 2. K9W4GXXU1I (Before)	·		4GXXU1M	has Maximu	um 30	Nov. 07.2002	
	Device	2nd Cycle	3rd cycle	4th Cycle	5th Cycle			
	K9W4G08U1M	DCh	С3	15h	4Ch			
	K9W4G16U1M	CCh	C3	55h	4Ch			
	(After)							
	Device	2nd Cycle	3rd cycle	4th Cycle	5th Cycle			
	K9W4G08U1M	DAh	C1	15h	44h			
	K9W4G16U1M	CAh	C1	55h	44h			
0.7	1. Add the Rp vs 2. Add the data p 1.1V. (Page 37)						Nov. 22.2002	
0.8	The min. Vcc val K9K2GXXQ0M:			•	,		Mar. 6.2003	

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near your office.



Document Title

256M x 8 Bit / 128M x 16 Bit NAND Flash Memory

Revision History

Revision No		Draft Date	Remark
0.9	Pb-free Package is added. K9K2G08U0M-FCB0,FIB0 K9K2G08Q0M-PCB0,PIB0 K9K2G08U0M-PCB0,PIB0 K9K2G16U0M-PCB0,PIB0 K9K2G16Q0M-PCB0,PIB0	Mar. 13.2003	
1.0	Errata is added.(Front Page)-K9K2GXXQ0M tWC tWP tWH tRC tREH tRP tREA tCEA Specification 45 25 15 50 15 25 30 45 Relaxed value 80 60 20 60 80 60 60 75	Mar. 17.2003	
1.1	The 3rd Byte ID after 90h ID read command is don't cared. The 5th Byte ID after 90h ID read command is deleted.	Apr. 9. 2003	
1.2	1. Min valid block of K9W4GXXU1M-YCB0/YIB0 is changed min. 4036> 4016	Apr.18. 2003	

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near your office.



Document Title

256M x 8 Bit / 128M x 16 Bit NAND Flash Memory

Revision History

Revision No	History	Draft Date	Remark
0.9	Pb-free Package is added. K9K2G08U0M-FCB0,FIB0 K9K2G08Q0M-PCB0,PIB0 K9K2G08U0M-PCB0,PIB0 K9K2G16U0M-PCB0,PIB0 K9K2G16Q0M-PCB0,PIB0 K9W4G08U1M-PCB0,PIB0,ECB0,EIB0 K9W4G16U1M-PCB0,PIB0,ECB0,EIB0	Mar. 13.2003	
1.0	Errata is added.(Front Page)-K9K2GXXQ0M tWC tWP tWH tRC tREH tRP tREA tCEA Specification 45 25 15 50 15 25 30 45 Relaxed value 80 60 20 60 80 60 60 75	Mar. 17.2003	
1.1	The 3rd Byte ID after 90h ID read command is don't cared. The 5th Byte ID after 90h ID read command is deleted.	Apr. 9. 2003	
1.2	New package dimension is added.(K9W4GXXU1M-KXB0/EXB0)	Apr. 15. 2003	

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near your office.



256M x 8 Bit / 128M x 16 Bit NAND Flash Memory

PRODUCT LIST

Part Number	Vcc Range	Organization	PKG Type
K9K2G08Q0M-Y,P	1.7 ~ 1.95V	X8	
K9K2G16Q0M-Y,P	1.7 ~ 1.93 V	X16	TSOP1
K9XXG08UXM-Y,P,K,E		X8	130F1
K9XXG16UXM-Y,P,K,E	2.7 ~ 3.6V	X16	
K9K2G08U0M-V,F		X8	WSOP1

FEATURES

- Voltage Supply
 - -1.8V device(K9K2GXXQ0M): 1.7V~1.95V -3.3V device(K9XXGXXUXM): 2.7 V ~3.6 V
- Organization
- Memory Cell Array
 - -X8 device(K9K2G08X0M) : (256M + 8,192K)bit x 8bit -X16 device(K9K2G16X0M) : (128M + 4,096K)bit x 16bit
- Data Register
- Data Register
 - -X8 device(K9K2G08X0M): (2K + 64)bit x8bit -X16 device(K9K2G16X0M): (1K + 32)bit x16bit
- Cache Register
 - -X8 device(K9K2G08X0M): (2K + 64)bit x8bit -X16 device(K9K2G16X0M): (1K + 32)bit x16bit
- Automatic Program and Erase
- Page Program
 - -X8 device(K9K2G08X0M): (2K + 64)Byte -X16 device(K9K2G16X0M): (1K + 32)Word
- Block Erase
 - -X8 device(K9K2G08X0M): (128K + 4K)Byte -X16 device(K9K2G16X0M): (64K + 2K)Word
- Page Read Operation
- Page Size
- X8 device(K9K2G08X0M): 2K-ByteX16 device(K9K2G16X0M): 1K-Word
- Random Read : 25μs(Max.) - Serial Access : 50ns(Min.)

- Fast Write Cycle Time
- Program time : $300\mu s(Typ.)$
- Block Erase Time : 2ms(Typ.)
- Command/Address/Data Multiplexed I/O Port
- Hardware Data Protection
- Program/Erase Lockout During Power Transitions
- Reliable CMOS Floating-Gate Technology
- Endurance : 100K Program/Erase Cycles
- Data Retention : 10 Years
- Command Register Operation
- Cache Program Operation for High Performance Program
- Power-On Auto-Read Operation
- Intelligent Copy-Back Operation
- Unique ID for Copyright Protection
- Package :
- K9K2GXXX0M-YCB0/YIB0
- 48 Pin TSOP I (12 x 20 / 0.5 mm pitch)
- K9K2G08U0M-VCB0/VIB0
- 48 Pin WSOP I (12X17X0.7mm)
- K9K2GXXX0M-PCB0/PIB0
- 48 Pin TSOP I (12 x 20 / 0.5 mm pitch)- Pb-free Package
- K9K2G08U0M-FCB0/FIB0
- 48 Pin WSOP I (12X17X0.7mm)- Pb-free Package
 - * K9K2G08U0M-V,F(WSOPI) is the same device as K9K2G08U0M-Y,P(TSOP1) except package type.
- K9W4GXXU1M-YCB0,PCB0/YIB0,PIB0 : Two K9K2G08U0M stacked
- 48 Pin TSOP I (12 x 20 / 0.5 mm pitch)
- K9W4GXXU1M-KCB0,ECB0/KIB0,EIB0 : Two K9K2G08U0M stacked
- 48 Pin TSOP I (12 x 17 / 0.5 mm pitch)

GENERAL DESCRIPTION

Offered in 256Mx8bit or 128Mx16bit, the K9K2GXXX0M is 2G bit with spare 64M bit capacity. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. A program operation can be performed in typical 300µs on the 2112-byte(X8 device) or 1056-word(X16 device) page and an erase operation can be performed in typical 2ms on a 128K-byte(X8 device) or 64K-word(X16 device) block. Data in the data page can be read out at 50ns cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command input. The on-chip write controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the K9K2GXXX0M's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm. The K9K2GXXX0M is an optimum solution for large nonvolatile storage applications such as solid state file storage and other portable applications requiring non-volatility. An ultra high density solution having two 2Gb stacked with two chip selects is also available in standard TSOPI package.




PIN CONFIGURATION (TSOP1)



PACKAGE DIMENSIONS


48-PIN LEAD/LEAD FREE PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(I)






PIN CONFIGURATION (WSOP1)

K9K2G08U0M-VCB0,FCB0/VIB0,FIB0



PACKAGE DIMENSIONS

48-PIN LEAD/LEAD FREE PLASTIC VERY VERY THIN SMALL OUT-LINE PACKAGE TYPE (I)






PIN CONFIGURATION (TSOP1)



PACKAGE DIMENSIONS

48-PIN LEAD/LEAD FREE PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(I)






PIN CONFIGURATION (TSOP1)

X16	X8	K9W4G08U1M-KCB0,ECB0/KIB0,EIB0	X8	X16
ストストストストストストストストストストストストストストストストストストスト	N.C. C.	1 0 48 3 47 3 46 3 4 45 3 4 4 45 3 4 4 4 4	N.C N.C N.C N.C I/O6 I/O6 I/O5 V.C N.C N.C N.C N.C I/O3 I/O1 I/O0 I/O1 I/OC N.C N.C N.C N.C N.C N.C N.C N.C N.C N.	Vss I/O15 I/O7 I/O14 I/O6 I/O13 I/O5 Vsc N.C N.C N.C I/O11 I/O3 I/O5 I/O10 I/O2 I/O9 I/O8 I/O0 Vss

PACKAGE DIMENSIONS

48-PIN LEAD/LEAD FREE PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (I)





FLASH MEMORY

PIN DESCRIPTION

Pin Name	Pin Function
I/Oo ~ I/O7 (K9K2G08X0M) I/Oo ~ I/O15 (K9K2G16X0M)	DATA INPUTS/OUTPUTS The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled. I/O8 ~ I/O15 are used only in X16 organization device. Since command input and address input are x8 operation, I/O8 ~ I/O15 are not used to input command & address. I/O8 ~ I/O15 are used only for data input and output.
CLE	COMMAND LATCH ENABLE The CLE input controls the activating path for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the WE signal.
ALE	ADDRESS LATCH ENABLE The ALE input controls the activating path for address to the internal address registers. Addresses are latched on the rising edge of WE with ALE high.
CE / CE1	CHIP ENABLE The CE / CE1 input is the device selection control. When the device is in the Busy state, CE / CE1 high is ignored, and the device does not return to standby mode in program or erase operation. Regarding CE / CE1 control during read operation, refer to 'Page read' section of Device operation.
CE2	CHIP ENABLE The CE2 input enables the second K9K2GXXU0M
RE	READ ENABLE The RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid tREA after the falling edge of RE which also increments the internal column address counter by one.
WE	WRITE ENABLE The WE input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the WE pulse.
WP	WRITE PROTECT The WP pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the WP pin is active low.
R/B / R/B1	READY/BUSY OUTPUT The R/B / R/B1 output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.
R/B2	READY/BUSY OUTPUT The R/B2 output indicates the status of the second K9K2GXXU0M
PRE	POWER-ON READ ENABLE The PRE controls auto read operation executed during power-on. The power-on auto-read is enabled when PRE pin is tied to Vcc.
Vcc	POWER Vcc is the power supply for device.
Vss	GROUND
N.C	NO CONNECTION Lead is not internally connected.

NOTE: Connect all Vcc and Vss pins of each device to common power supply outputs. Do not leave Vcc or Vss disconnected.







Figure 1-1. K9K2G08X0M (X8) Functional Block Diagram

Figure 2-1. K9K2G08X0M (X8) Array Organization

CLE ALE PRE WP



	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	
1st Cycle	Ao	A ₁	A ₂	Аз	A4	A 5	A ₆	A ₇	Column Address
2nd Cycle	A 8	A 9	A10	A11	*L	*L	*L	*L	Column Address
3rd Cycle	A12	A13	A14	A15	A16	A17	A18	A 19	Row Address
4th Cycle	A20	A21	A22	A23	A24	A25	A26	A27	Row Address
5th Cycle	A28	*L	*L	*L	*L	*L	*L	*L	Row Address

NOTE: Column Address: Starting Address of the Register.

^{*} The device ignores any additional input of address cycles than reguired.



^{*} L must be set to "Low".

Figure 1-2. K9K2G16X0M (X16) Functional Block Diagram





Figure 2-2. K9K2G16X0M (X16) Array Organization



	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	I/O8 ~ 15
1st Cycle	Ao	A1	A 2	Аз	A4	A 5	A 6	A 7	*L
2nd Cycle	A8	A 9	A 10	*L	*L	*L	*L	*L	*L
3rd Cycle	A11	A12	A13	A14	A15	A16	A17	A18	*L
4th Cycle	A 19	A20	A21	A22	A23	A24	A25	A26	*L
5th Cycle	A27	*L	*L	*L	*L	*L	*L	*L	*L

Column Address Column Address Row Address Row Address Row Address

NOTE: Column Address: Starting Address of the Register.

^{*} L must be set to "Low".



Product Introduction

The K9K2GXXX0M is a 2112Mbit(2,214,592,512 bit) memory organized as 131,072 rows(pages) by 2112x8(X8 device) or 1056x16(X16 device) columns. Spare 64(X8) or 32(X16) columns are located from column address of 2048~2111(X8 device) or 1024~1055(X16 device). A 2112-byte(X8 device) or 1056-word(X16 device) data register and a 2112-byte(X8 device) or 1056-word(X16 device) cache register are serially connected to each other. Those serially connected registers are connected to memory cell arrays for accommodating data transfer between the I/O buffers and memory cells during page read and page program operations. The memory array is made up of 32 cells that are serially connected to form a NAND structure. Each of the 32 cells resides in a different page. A block consists of two NAND structures. A NAND structure consists of 32 cells. Total 135168 NAND cells reside in a block. The program and read operations are executed on a page basis, while the erase operation is executed on a block basis. The memory array consists of 2048 separately erasable 128K-byte(X8 device) or 64K-word(X16 device) blocks. It indicates that the bit by bit erase operation is prohibited on the K9K2GXXX0M.

The K9K2GXXX0M has addresses multiplexed into 8 I/Os(X16 device case: lower 8 I/Os). This scheme dramatically reduces pin counts and allows system upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE to low while CE is low. Those are latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. Some commands require one bus cycle. For example, Reset Command, Status Read Command, etc require just one cycle bus. Some other commands, like page read and block erase and page program, require two cycles: one cycle for setup and the other cycle for execution. The 256M byte(X8 device) or 128M word(X16 device) physical space requires 29(X8) or 28(X16) addresses, thereby requiring four cycles for addressing: 2 cycles of column address, 3 cycles of row address, in that order. Page Read and Page Program need the same four address cycles following the required command input. In Block Erase operation, however, only the two row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the K9K2GXXX0M.

The device provides cache program in a block. It is possible to write data into the cache registers while data stored in data registers are being programmed into memory cells in cache program mode. The program performace may be dramatically improved by cache program when there are lots of pages of data to be programmed.

The device embodies power-on auto-read feature which enables serial access of data of the 1st page without command and address input after power-on.

In addition to the enhanced architecture and interface, the device incorporates copy-back program feature from one page to another page without need for transporting the data to and from the external buffer memory. Since the time-consuming serial access and data-input cycles are removed, system performance for solid-state disk application is significantly increased.

Table 1. Command Sets

Function	1st. Cycle	2nd. Cycle	Acceptable Command during Busy
Read	00h	30h	
Read for Copy Back	00h	35h	
Read ID	90h	-	
Reset	FFh	-	0
Page Program	80h	10h	
Cache Program	80h	15h	
Copy-Back Program	85h	10h	
Block Erase	60h	D0h	
Random Data Input*	85h	-	
Random Data Output*	05h	E0h	
Read Status	70h		О

NOTE: 1. Random Data Input/Output can be executed in a page.

Caution: Any undefined command inputs are prohibited except for above command set of Table 1.



ABSOLUTE MAXIMUM RATINGS

Par	ameter	Symbol	Rat	Unit	
rai	1 drameter		K9XXGXXQXM(1.8V) K9XXGXXUXM(3.3V)		Oilit
Voltage on any pin relative to Vss		Vin/out	-0.6 to + 2.45	-0.6 to + 4.6	V
		Vcc	-0.2 to + 2.45	-0.6 to + 4.6	V
Temperature Under Bias	K9XXGXXXXM-XCB0	TBIAS	-10 to	°C	
Temperature Uniter Bias	K9XXGXXXXM-XIB0	I BIAS	-40 to		
Ctorogo Tomporatura	K9XXGXXXXM-XCB0	Toro	-65 to +150		
Storage Temperature	K9XXGXXXXM-XIB0	Tstg			°C
Short Circuit Current		los	!	5	mA

NOTE:

- 1. Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns. Maximum DC voltage on input/output pins is Vcc,+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.
- 2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to GND, K9XXGXXXXM-XCB0 :TA=0 to 70°C, K9XXGXXXXM-XIB0:TA=-40 to 85°C)

Parameter	Symbol	K9l	K2GXXQ0M(1.	8V)	K9)	(XGXXUXM(3.	.3V)	Unit
rarameter	Syllibol	Min	Тур.	Max	Min	Тур.	Max	Oilit
Supply Voltage	Vcc	1.7	1.8	1.95	2.7	3.3	3.6	V
Supply Voltage	Vss	0	0	0	0	0	0	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions otherwise noted.)

Parameter		Cumbal	Test Conditions	K9K2GX	K9K2GXXQ0M(1.8V)			K9XXGXXUXM(3.3V)		
		Symbol	rest Conditions	Min	Тур	Max	Min	Тур	Max	
Operat-	Page Read with Serial Access	Icc1	tRC=50ns, CE=VIL IOUT=0mA	-	5	20	-	10	30	
Current	Program	Icc2	-	-	5	20	-	10	30	mA
	Erase	Icc3	-	-	5	20	-	10	30	
Stand-by	Current(TTL)	IsB1	CE=VIH, WP=PRE=0V/Vcc	-	-	1	-	-	1	
Stand-by Current(CMOS)		IsB2	CE=Vcc-0.2, WP=PRE=0V/Vcc	-	20	100	-	20	100	
Input Leakage Current		ILI	Vin=0 to Vcc(max)	-	-	±20	-	-	±20	μΑ
Output Leakage Current		ILO	Vout=0 to Vcc(max)	-	-	±20	-	-	±20	
Input High Voltage		ViH	-	Vcc-0.4	-	Vcc+ 0.3	2.0	-	Vcc+0.3	
Input Low	Voltage, All inputs	VIL	-	-0.3	-	0.4	-0.3	-	0.8	
Output High Voltage Level		Vон	K9K2GXXQ0M:IoH=-100μA K9XXGXXUXM:IoH=-400μA	Vcc-0.1	-	-	2.4	-	-	V
Output Low Voltage Level VoL		K9K2GXXQ0M :IoL=100uA K9XXGXXUXM :IoL=2.1mA	-	-	0.1	-	-	0.4		
Output Low Current(R/B) Ioi (R/B)		K9K2GXXQ0M :VoL=0.1V K9XXGXXUXM :VoL=0.4V	3	4	-	8	10	-	mA	



FLASH MEMORY

VALID BLOCK

	Parameter	Symbol	Min	Max	Unit
K9K2GXXX0M	Valid Block Number	N∨B	2008	2048	Blocks
K9W4GXXU1M	Valid Block Number	NVB	4016*	4096*	Blocks

NOTE:

- 1. The K9XXGXXXXM may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for appropriate management of invalid blocks.
- 2. The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block and does not require Error Correction.
- *: Each K9K2GXXX0M chip in the K9W4GXXU1M has Maximum 40 invalid blocks.

AC TEST CONDITION

(K9XXGXXXXM-XCB0 :TA=0 to 70°C, K9XXGXXXXM-XIB0:TA=-40 to 85°C

K9K2GXXQ0M: Vcc=1.7V~1.95V, K9XXGXXUXM: Vcc=2.7V~3.6V unless otherwise noted)

Parameter	K9K2GXXQ0M	K9XXGXXUXM
Input Pulse Levels	0V to Vcc	0.4V to 2.4V
Input Rise and Fall Times	5ns	5ns
Input and Output Timing Levels	Vcc/2	1.5V
K9K2GXXQ0M:Output Load (Vcc:1.8V +/-10%) K9XXGXXUXM:Output Load (Vcc:3.0V +/-10%)	1 TTL GATE and CL=30pF	1 TTL GATE and CL=50pF
K9XXGXXUXM:Output Load (Vcc:3.3V +/-10%)	-	1 TTL GATE and CL=100pF

CAPACITANCE(TA=25°C, Vcc=1.8V/3.3V, f=1.0MHz)

Item	Symbol	Test Condition	M	Unit	
iteiii	Зупівої	rest Condition	K9K2GXXX0M	K9W4GXXU1M	Onit
Input/Output Capacitance	CI/O	VIL=0V	20	40	pF
Input Capacitance	CIN	VIN=0V	20	40	pF

NOTE: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CLE	ALE	CE	WE	RE	WP	PRE	Mode		
Н	L	L		Н	Х	Х	Read Mode	Command Input	
L	Н	L		Н	Х	Х	rtcau mode	Address Input(5clock)	
Н	L	L		Н	Н	Х	Write Mode	Command Input	
L	Н	L	_	Н	Н	Х	WING WIGGE	Address Input(5clock)	
L	L	L		Н	Н	Х	Data Input		
L	L	L	Н	 	Х	Х	Data Outpu	t	
Х	Х	Χ	Х	Н	Х	Х	During Rea	d(Busy)	
Х	Х	Χ	Х	X	Н	Х	During Prog	gram(Busy)	
Х	Х	X	X	X	Н	Х	During Erase(Busy)		
Х	X ⁽¹⁾	Х	Х	Х	L	Х	Write Protect		
Х	Х	Н	Х	Х	0V/Vcc ⁽²⁾	0V/Vcc ⁽²⁾	Stand-by		

NOTE : 1. X can be VIL or VIH.

2. WP and PRE should be biased to CMOS high or CMOS low for standby.



FLASH MEMORY

Program / Erase Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	
Program Time	tprog	-	300	700	μs	
Dummy Busy Time for Cache Program	tcbsy		3	700	μs	
Number of Partial Program Cycles	Main Array	Nop	-	-	4	cycles
in the Same Page	Spare Array		-	-	4	cycles
Block Erase Time	tBERS	=	2	3	ms	

NOTE: 1. Max. time of tCBSY depends on timing between internal program completion and data in

AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min	Max	Unit
CLE setup Time	tcls	0	-	ns
CLE Hold Time	tclh	10	-	ns
CE setup Time	tcs	0	-	ns
CE Hold Time	tch	10	-	ns
WE Pulse Width	twp	25 ⁽¹⁾	-	ns
ALE setup Time	tals	0	-	ns
ALE Hold Time	talh	10	-	ns
Data setup Time	tos	20	-	ns
Data Hold Time	tDH	10	-	ns
Write Cycle Time	twc	45	-	ns
WE High Hold Time	twн	15	-	ns

NOTE: 1. If tCS is set less than 10ns, tWP must be minimum 35ns, otherwise, tWP may be minimum 25ns.

AC Characteristics for Operation

Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tR	-	25	μs
ALE to RE Delay	tar	10	-	ns
CLE to RE Delay	tclr	10	-	ns
Ready to RE Low	trr	20	-	ns
RE Pulse Width	trp	25	-	ns
WE High to Busy	twB	-	100	ns
Read Cycle Time	trc	50	-	ns
RE Access Time	trea	-	30	ns
CE Access Time	tCEA	-	45	ns
RE High to Output Hi-Z	trhz	-	30	ns
CE High to Output Hi-Z	tcHz	-	20	ns
RE or CE High to Output hold	toн	15	-	ns
RE High Hold Time	treh	15	-	ns
Output Hi-Z to RE Low	tır	0	-	ns
WE High to RE Low	twhr	60	-	ns
Device Resetting Time(Read/Program/Erase)	trst	-	5/10/500(1)	μs

NOTE: 1. If reset command(FFh) is written at Ready state, the device goes into Busy for maximum 5us.



NAND Flash Technical Notes

Invalid Block(s)

Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by Samsung. The information regarding the invalid block(s) is so called as the invalid block information. Devices with invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.

Identifying Invalid Block(s)

All device locations are erased(FFh for X8, FFFFh for X16) except locations where the invalid block(s) information is written prior to shipping. The invalid block(s) status is defined by the 1st byte(X8 device) or 1st word(X16 device) in the spare area. Samsung makes sure that either the 1st or 2nd page of every invalid block has non-FFh(X8) or non-FFFh(X16) data at the column address of 2048(X8 device) or 1024(X16 device). Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the invalid block(s) based on the original invalid block information and create the invalid block table via the following suggested flow chart(Figure 3). Any intentional erasure of the original invalid block information is prohibited.




Figure 3. Flow chart to create invalid block table.



NAND Flash Technical Notes (Continued)

Error in write or read operation


Within its life time, additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.

Failure Mode		Detection and Countermeasure sequence	
Erase Failure		Status Read after Erase> Block Replacement	
Write	Program Failure	Status Read after Program> Block Replacement Read back (Verify after Program)> Block Replacement or ECC Correction	
Read	Single Bit Failure	Verify ECC -> ECC Correction	

Error Correcting Code --> Hamming Code etc.

Example) 1bit correction & 2bit detection

Program Flow Chart






NAND Flash Technical Notes (Continued)


Erase Flow Chart

Read Flow Chart



If erase operation results in an error, map out the failing block and replace it with another block.

Block Replacement



^{*} Step1

When an error happens in the nth page of the Block 'A' during erase or program operation.

Copy the nth page data of the Block 'A' in the buffer memory to the nth page of another free block. (Block 'B')

Then, copy the data in the 1st ~ (n-1)th page to the same location of the Block 'B'.

Do not erase or program to Block 'A' by creating an 'invalid Block' table or other appropriate scheme.



^{*} Step2


^{*} Step3

^{*} Step4

System Interface Using $\overline{\text{CE}}$ don't-care.

For an easier system interface, $\overline{\text{CE}}$ may be inactive during the data-loading or serial access as shown below. The internal 2112byte(X8 device) or 1056word(X16 device) data registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating $\overline{\text{CE}}$ during the data-loading and serial access would provide significant savings in power consumption.

Figure 4. Program Operation with CE don't-care.




FLASH MEMORY

NOTE


Device	I/O	DATA			ADDRESS		
Device	I/Ox	Data In/Out	Col. Add1	Col. Add2	Row Add1	Row Add2	Row Add3
K9K2G08X0M(X8)	I/O 0 ~ I/O 7	~2112byte	A0~A7	A8~A11	A12~A19	A20~A27	A28
K9K2G16X0M(X16)	I/O 0 ~ I/O 15	~1056word	A0~A7	A8~A10	A11~A18	A19~A26	A27

* Command Latch Cycle



K9XXG16XXM: I/O8~15 must be set to "0"


* Address Latch Cycle



K9XXG16XXM: I/O8~15 must be set to "0"




* Input Data Latch Cycle



NOTES: DIN final means 2112(X8) or 1056(X16)


* Serial Access Cycle after Read(CLE=L, WE=H, ALE=L)



NOTES: Transition is measured $\pm 200 \text{mV}$ from steady state voltage with load. This parameter is sampled and not 100% tested.



* Status Read Cycle






FLASH MEMORY

Read Operation tclr CLE CE twc→ WE twв tar ALE trhz tR→ ←trc → RΕ trr-Dout N Col. Add1 Col. Add2 Row Add1 Row Add2 30h Dout M I/O x Dout N-Column Address Row Address Busy R/B Read Operation (Intercepted by CE) CLE CE WE twв tchź ∢→ toн ALE -tR → trc RΕ trr: Dout N Dout N+ I/O x Col. Add1 Col. Add2 Row Add1 Row Add2 Row Add3 30h Dout N+ Row Address Column Address




R/B

Busy







Page Program Operation













(70h)

10h

15h

Address & Data Input


80h

15h)

80h Address & 15h Data Input Col Add1,2 & Row Add1,2 Data


ŏ/

(15h)






BLOCK ERASE OPERATION





Read ID Operation



Device	Device Code*(2nd Cycle)	4th Cycle*			
K9K2G08Q0M	AAh	15h			
K9K2G08U0M	DAh	15h			
K9K2G16Q0M	BAh	55h			
K9K2G16U0M	CAh	55h			
K9W4G08U1M	Same as each K9K2G08U0M in it				
K9W4G16U1M	Same as each K9K2G08U0M in it				

ID Defintition Table

90 ID : Access command = 90H

	Description
1 st Byte	Maker Code
2 nd Byte	Device Code
3 rd Byte	Don't care
4 th Byte	Page Size, Block Size, Spare Size, Organization



FLASH MEMORY

4th ID Data

	Description	1/07	1/06	1/05	1/04	1/03	1/02	I/O1	1/00
	1KB							0	0
Page Size	2KB							0	1
(w/o redundant area)	Reserved							1	0
	Reserved							1	1
	64KB			0	0				
Blcok Size	128KB			0	1				
(w/o redundant area)	256KB			1	0				
	Reserved			1	1				
Redundant Area Size	8						0		
(byte/512byte)	16						1		
Organization	х8		0						
	x16		1						
Ossis I Assassa maistina uma	50ns	0				0			
	30ns	0				1			
Serial Access minimum	Reserved	1				0			
	Reserved	1				1			



Device Operation

PAGE READ

Upon initial device power up, the device defaults to Read mode. This operation is also initiated by writing 00h-30h to the command register along with five address cycles. In two consecutive read operations, the second one doesn't need 00h command, which five address cycles and 30h command initiates that operation. Once the command is latched, it does not need to be written for the following page read operation. Two types of operations are available: random read, serial page read.

The random read mode is enabled when the page address is changed. The 2112 bytes(X8 device) or 1056 words(X16 device) of data within the selected page are transferred to the data registers in less than $25\mu s(tR)$. The system controller can detect the completion of this data transfer(tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the data registers, they may be read out in 50ns cycle time by sequentially pulsing RE. The repetitive high to low transitions of the RE clock make the device output the data starting from the selected column address up to the last column address.

The device may output random data in a page instead of the consecutive sequential data by writing random data output command. The column address of next data, which is going to be out, may be changed to the address which follows random data output command. Random data output can be operated multiple times regardless of how many times it is done in a page.

Figure 6. Read Operation







Figure 7. Random Data Output In a Page



PAGE PROGRAM

The device is programmed basically on a page basis, but it does allow multiple partial page programing of a byte or consecutive bytes up to 2112(X8 device) or words up to 1056(X16 device), in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation must not exceed 4 times for main array(X8 device:1time/512byte, X16 device:1time/256word) and 4 times for spare array(X8 device:1time/16byte, X16 device:1time/8word). The addressing should be done in sequential order in a block. A page program cycle consists of a serial data loading period in which up to 2112bytes(X8 device) or 1056words(X16 device) of data may be loaded into the data register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell.

The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the five cycle address inputs and then serial data loading. The bytes other than those to be programmed do not need to be loaded. The device supports random data input in a page. The column address for the next data, which will be entered, may be changed to the address which follows random data input command(85h). Random data input may be operated multiple times regardless of how many times it is done in a page. The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write state controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 8). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.

Figure 8. Program & Read Status Operation







Figure 9. Random Data Input In a Page




Cache Program

Cache Program is an extension of Page Program, which is executed with 2112byte(X8 device) or 1056word(X16 device) data registers, and is available only within a block. Since the device has 1 page of cache memory, serial data input may be executed while data stored in data register are programmed into memory cell.

After writing the first set of data up to 2112byte(X8 device) or 1056word(X16 device) into the selected cache registers, Cache Program command (15h) instead of actual Page Program (10h) is inputted to make cache registers free and to start internal program operation. To transfer data from cache registers to data registers, the device remains in Busy state for a short period of time(tCBSY) and has its cache registers ready for the next data-input while the internal programming gets started with the data loaded into data registers. Read Status command (70h) may be issued to find out when cache registers become ready by polling the Cache-Busy status bit(I/O 6). Pass/fail status of only the previouse page is available upon the return to Ready state. When the next set of data is inputted with the Cache Program command, tCBSY is affected by the progress of pending internal programming. The programming of the cache registers is initiated only when the pending program cycle is finished and the data registers are available for the transfer of data from cache registers. The status bit(I/O5) for internal Ready/Busy may be polled to identify the completion of internal programming. If the system monitors the progress of programming only with R/B, the last page of the target programming sequence must be programmed with actual Page Program command (10h). If the Cache Program command (15h) is used instead, status bit (I/O5) must be polled to find out when the last programming is actually finished before starting other operations such as read. Pass/fail status is available in two steps. I/O 1 returns with the status of the previous page upon Ready or I/O6 status bit changing to "1", and later I/O 0 with the status of current page upon true Ready (returning from internal programming) or I/O 5 status bit changing to "1". I/O 1 may be read together when I/O 0 is checked.

Figure 10. Cache Program (available only within a block)





FLASH MEMORY

NOTE: Since programming the last page does not employ caching, the program time has to be that of Page Program. However, if the previous program cycle with the cache data has not finished, the actual program cycle of the last page is initiated only after completion of the previous cycle, which can be expressed as the following formula.

tPROG= Program time for the last page+ Program time for the (last -1)th page
- (Program command cycle time + Last page data loading time)

Copy-Back Program

The copy-back program is configured to quickly and efficiently rewrite data stored in one page without utilizing an external memory. Since the time-consuming cycles of serial access and re-loading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of a block is updated and the rest of the block also need to be copied to the newly assigned free block. The operation for performing a copy-back program is a sequential execution of page-read without serial access and copying-program with the address of destination page. A read operation with "35h" command and the address of the source page moves the whole 2112byte(X8 device) or 1056word(X16 device) data into the internal data buffer. As soon as the device returns to Ready state, Page-Copy Data-input command (85h) with the address cycles of destination page followed may be written. The Program Confirm command (10h) is required to actually begin the programming operation. Copy-Back Program operation is allowed only within the same memory plane. Once the Copy-Back Program is finished, any additional partial page programming into the copied pages is prohibited before erase. A27 must be the same between source and target page. Data input cycle for modifying a portion or multiple distant portions of the source page is allowed as shown in Figure 12. "When there is a program-failure at Copy-Back operation, error is reported by pass/fail status. But, if Copy-Back operations are accumulated over time, bit error due to charge loss is not checked by external error detection/correction scheme. For this reason, two bit error correction is recommended for the use of Copy-Back operation."

Figure 11. Page Copy-Back program Operation





Figure 12. Page Copy-Back program Operation with Random Data Input






BLOCK ERASE

The Erase operation is done on a block basis. Block address loading is accomplished in three cycles initiated by an Erase Setup command(60h). Only address A18 to A28(X8) or A17 to A27(X16) is valid while A12 to A17(X8) or A11 to A16(X16) is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions. At the rising edge of WE after the erase confirm command input, the internal write controller handles erase and erase-verify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 13 details the sequence.

Figure 13. Block Erase Operation



READ STATUS

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of CE or RE, whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. RE or CE does not need to be toggled for updated status. Refer to table 2 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, the read command(00h) should be given before starting read cycles.

Table2. Read Staus Register Definition

I/O No.	Page Program	Block Erase	Cache Prorgam	Read	Defir	nition	
I/O 0	Pass/Fail	Pass/Fail	Pass/Fail(N)	Not use	Pass : "0"	Fail : "1"	
I/O 1	Not use	Not use	Pass/Fail(N-1)	Not use	Pass : "0"	Fail : "1"	
I/O 2	Not use	Not use	Not use	Not use	Don't -cared		
I/O 3	Not Use	Not Use	Not Use	Not Use	Don't -cared		
I/O 4	Not Use	Not Use	Not Use	Not Use	Don't -cared		
I/O 5	Ready/Busy	Ready/Busy	True Ready/Busy	Ready/Busy	Busy : "0"	Ready: "1"	
I/O 6	Ready/Busy	Ready/Busy	Ready/Busy	Ready/Busy	Busy : "0"	Ready: "1"	
I/O 7	Write Protect	Write Protect	Write Protect	Write Protect	Protected : "0"	Not Protected	
I/O 8~15 (X16 device only)	Not use	Not use	Not use	Not use	Don't -care		

NOTE: 1. True Ready/Busy represents internal program operation status which is being executed in cache program mode.


2. I/Os defined 'Not use' are recommended to be masked out when Read Status is being executed.



Read ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Five read cycles sequentially output the manufacturer code(ECh), and the device code and XXh, 4th cycle ID, 44h respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 14 shows the operation sequence.

Figure 14. Read ID Operation



Device	Device Code*(2nd Cycle)	4th Cycle*			
201100	Device code (Zila cycle)	Till Gyold			
K9K2G08Q0M	AAh	15h			
K9K2G08U0M	DAh	15h			
K9K2G16Q0M	BAh	55h			
K9K2G16U0M	CAh	55h			
K9W4G08U1M	Same as each K9K2G08U0M in it				
K9W4G16U1M	Same as each K9K2G16U0M in it				

RESET

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when WP is high. Refer to table 3 for device status after reset operation. If the device is already in reset state a new reset command will be accepted by the command register. The R/B pin transitions to low for tRST after the Reset command is written. Refer to Figure 15 below.

Figure 15. RESET Operation




Table3. Device Status


	After Po	After Reset		
PRE status	High	Low	Waiting for next command	
Operation Mode	First page data access is ready	00h command is latched	Waiting for next command	



Power-On Auto-Read

The device is designed to offer automatic reading of the first page without command and address input sequence during power-on. An internal voltage detector enables auto-page read functions when Vcc reaches about 1.8V. PRE pin controls activation of autopage read function. Auto-page read function is enabled only when PRE pin is tied to Vcc. Serial access may be done after power-on without latency. Power-On Auto Read mode is available only on 3.3V device(K9XXGXXUXM).

Figure 16. Power-On Auto-Read (3.3V device only)





READY/BUSY

The device has a R/B output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/B pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/B outputs to be Or-tied. Because pull-up resistor value is related to tr(R/B) and current drain during busy(ibusy), an appropriate value can be obtained with the following reference chart(Fig 17). Its value can be determined by the following guidance.





Fig 17 Rp vs tr ,tf & Rp vs ibusy



Rp value guidance

$$Rp(min, 1.8V part) = \frac{Vcc(Max.) - VoL(Max.)}{IoL + \Sigma IL} = \frac{1.85V}{3mA + \Sigma IL}$$

$$Rp(min, 3.3V part) = \frac{Vcc(Max.) - VoL(Max.)}{IoL + \Sigma IL} = \frac{3.2V}{8mA + \Sigma IL}$$

where IL is the sum of the input currents of all devices tied to the R/\overline{B} pin.

Rp(max) is determined by maximum permissible limit of tr



Data Protection & Power up sequence

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 1.1V(1.8V device) or 2V(3.3V device). \overline{WP} pin provides hardware protection and is recommended to be kept at VIL during power-up and power-down. A recovery time of minimum 10 μ s is required before internal circuit gets ready for any command sequences as shown in Figure 18. The two step command sequence for program/erase provides additional software protection.

Figure 18. AC Waveforms for Power Transition

